

PRODUCT/PROCESS CHANGE NOTIFICATION

PCN AMS/13/7827 Dated 22 Apr 2013

Wafer dimension change from 5 to 6 for HC1PA technology in ST Singapore

Table 1. Change Implementation Schedule

Forecasted implementation date for change	22-Apr-2013
Forecasted availability date of samples for customer	15-Apr-2013
Forecasted date for STMicroelectronics change Qualification Plan results availability	15-Apr-2013
Estimated date of changed product first shipment	22-Jul-2013

Table 2. Change Identification

Product Identification (Product Family/Commercial Product)	see attached list
Type of change	Waferfab process change
Reason for change	To increase throughput by upgrading from 5 inches wafers to 6 inches wafers
Description of the change	Wafers sizes are upgraded from 5 inches to 6 inches, with electrical specifications of products remaining unchanged.
Change Product Identification	see datecode & lot number
Manufacturing Location(s)	

Table 3. List of Attachments

Customer Part numbers list	
Qualification Plan results	

Customer Acknowledgement of Receipt	PCN AMS/13/7827
Please sign and return to STMicroelectronics Sales Office	Dated 22 Apr 2013
Qualification Plan Denied	Name:
Qualification Plan Approved	Title:
	Company:
🗖 Change Denied	Date:
Change Approved	Signature:
Remark	

Name	Function
Camiolo, Jean	Marketing Manager
De marco, Alberto	Product Manager
Bugnard, Jean-Marc	Q.A. Manager

DOCUMENT APPROVAL




PRODUCT/PROCESS CHANGE NOTIFICATION

PCN AMS/13/7827

Analog, MEMS and Sensor Group

Wafer dimension change from 5 inches to 6 inches for HC1PA technology in ST Singapore



HC1PA



WHAT:

Progressing on the activities related to HC1PA manufacturing processes, ST is glad to announce availability of 6 inches wafer production line, for AMS products.

	Current process	Modified process	Comment
Material	5 inches	6 inches	
diffusion location	ST Ang Mo Kio (Singapore) ST AMJ9	ST Ang Mo Kio (Singapore) ST AMJ9	No change
Wafer dimension	5 inches	6 inches	
OCR (Optical charac- ter recognition)	NO	YES	Laser marking on wafer, which allow better traceability
Metallization	AlSi	AlSi	No change
Passivation	Pvapox/Nitride	Pvapox/Nitride	No change
EWS	ST Singapore	ST Singapore	No change

For the complete list of part numbers affected by the change, please refer to the attached Product list. Samples of test vehicles are available from week16 2013 and other samples upon customers request.

WHY:

To upgrade manufacturing line from 5 inches to 6 inches in order to improve customer service.

HOW:

The change that covers AMS (Analog, Mems & Sensors) products is qualified based on qualification plan here attached.

Here below you'll find the details of qualification plan.

Qualification program and results:

The qualification program consists mainly of comparative electrical characterization and reliability tests. Please refer to Reliability evaluation plan for all the details.

WHEN:

Production in ST Singapore in 6 inches for AMS is forecasted week17 2013 for HC1PA technology.

Marking and traceability:

Unless otherwise stated by customer specific requirement, the traceability of the parts assembled with the new material set will be ensured by datecode and lot number.

The changes here reported will not affect the electrical, dimensional and thermal parameters keeping unchanged all information reported on the relevant datasheets.

There is as well no change in the packing process or in the standard delivery quantities.

Lack of acknowledgement of the PCN within 30 days will constitute acceptance of the change. After acknowledgement, lack of additional response within the 90 day period will constitute acceptance of the change (Jedec Standard No. 46-C).

In any case, first shipments may start earlier with customer's written agreement.



Change Qualification Plan

HCIPA transfer 5 to 6 inches

	Test vehicle	Lo	cations
Product Lines:	0912, 0914, 1930, 0372	Wafer Diffusion Plants:	ST Singapore
Product Families:	Op amp / comparator	EWS Plants:	ST Singapore
P/Ns:	TS912IYDT, TS914IYDT, TS393IYDT,	Assembly Plants:	ST Bouskoura
	TS372IDT	T&F Plants:	ST Bouskoura
Product Groups:	AMS	Reliability Lab.:	ST Grenoble
Product Divisions:	Analog & Audio System		
Packages:	S08/S014		
Silicon Process techn	n.: HC1PA		

DOCUMENT INFORMATION

Version	Date	Pages	Prepared by	Comment
1.0	05-Apr-2013	13	JM Bugnard	First issue

Reference document :

Note: This report is a summary of the qualification trials performed in good faith by STMicroelectronics in order to evaluate the potential qualification risks during the product life using a set of defined test methods.

This report does not imply for STMicroelectronics expressly or implicitly any contractual obligations other than as set forth in STMicroelectronics general terms and conditions of Sale. This report and its contents shall not be disclosed to a third party without previous written agreement from STMicroelectronics.



TABLE OF CONTENTS

1		LICABLE AND REFERENCE DOCUMENTS5	5			
2	2 GLOSSARY					
3	QUA	LIFICATION EVALUATION OVERVIEW	5			
	3.1	OBJECTIVES	;			
	3.2	CONCLUSION	;			
4	СНА	NGE CHARACTERISTICS6	;			
	4.1	CHANGE DESCRIPTION6	;			
	4.2	CHANGE DETAILS	;			
	4.3	TEST VEHICLES DESCRIPTION6	;			
5	TEST	TS RESULTS SUMMARY7				
	5.1	Test vehicles				
	5.2	TEST PLAN AND RESULTS SUMMARY				
6	ANN	EXES				
	6.1	COMPARISON DATA RESULTS				
6	5.1.1	Electrical Data	8			
	TEST	S DESCRIPTION				

<u>1</u> APPLICABLE AND REFERENCE DOCUMENTS

Document reference	Short description	
AEC-Q100	Stress test qualification for automotive grade integrated circuits	
AEC-Q101	Stress test qualification for automotive grade discrete semiconductors	
AEC-Q001	Guidelines for part average testing	
AEC-Q003	Guidelines for Characterizing the Electrical Performance of IC Products	
JESD47	Stress-Test-Driven Qualification of Integrated Circuits	

2 GLOSSARY

DUT	Device Under Test
PCB	Printed Circuit Board
SS	Sample Size

<u>3</u> QUALIFICATION EVALUATION OVERVIEW

3.1 Objectives

Through this qualification plan, the HC1PA technology transfer is evaluated, to be diffused at ST Singapore in 6 inches instead of 5 inches.

3.2 Conclusion

Qualification Plan requirements must be fulfilled without exception. It is stressed that reliability tests must show that the devices behave correctly against environmental tests (no failure). Moreover, the stability of electrical parameters during the accelerated tests must demonstrate the ruggedness of the products and safe operation, which is consequently expected during their lifetime.

<u>4</u> CHANGE CHARACTERISTICS

4.1 Change description

Transfer of HC1PA technology from 5 inches to 6 inches.

4.2 Change details

	Current process	Modified process	Comment
Material	5 inches	6 inches	
diffusion location	ST Ang Mo Kio (Singapore) ST AMJ9	ST Ang Mo Kio (Singapore) ST AMJ9	No change
Wafer dimension	5 inches	6 inches	
OCR (Optical charac- ter recognition)	NO	YES	Laser marking on wafer, which allow better traceability
Metallization	AlSi	AlSi	No change
Passivation	Pvapox/Nitride	Pvapox/Nitride	No change
EWS	ST Singapore	ST Singapore	No change

4.3 Test vehicles description

	P/N	P/N	P/N	P/N
	TS912IYDT	TS914IYDT	TS393IYDT	TS372IDT
Wafer/Die fab. information				
Wafer fab manufacturing location	ST Singapore	ST Singapore	ST Singapore	ST Singapore
Technology	HC1PA	HC1PA	HC1PA	HC1PA
Process family	CMOS	CMOS	CMOS	CMOS
Die finishing back side	Raw silicon	Raw silicon	Raw silicon	Raw silicon
Die size (microns)	2600x1950	4650x1960	1366x986	1540x1810
Bond pad metallization layers	AlSi	AlSi	AlSi	AlSi
Passivation type	Pvapox+Nitride	Pvapox+Nitride	Pvapox+Nitride	Pvapox+Nitride
Wafer Testing (EWS) informa-				
tion				
Electrical testing manufacturing lo-	ST Singapore	ST Singapore	ST Singapore	ST Singapore
cation				
Tester	ASL1000	ASL1000	ASL1000	ASL1000
Assembly information				
Assembly site	ST Bouskoura	ST Bouskoura	ST Bouskoura	ST Bouskoura
Package description	SO8	SO14	SO8	SO8
Molding compound	Sumitomo G700K	Sumitomo G700K	Sumitomo G700K	Sumitomo G700K
Frame material	Copper	Copper	Copper	Copper
Die attach process	Epoxy glue	Epoxy glue	Epoxy glue	Epoxy glue
Die attach material	Abklestick 8601-S25	Abklestick 8601-S25	Abklestick 8601-S25	Abklestick 8601-S25
Wire bonding process	Thermosonic ball bonding	Thermosonic ball bonding	Thermosonic ball bonding	Thermosonic ball bonding
Wires bonding materials/diameters	Copper 1 mil	Copper 1 mil	Copper 1 mil	Copper 1 mil
Lead finishing process	Preplated frame	Preplated frame	Preplated frame	Preplated frame
Lead finishing/bump solder material	NiPdAgAu	NiPdAgAu	NiPdAgAu	NiPdAgAu
Final testing information				
Testing location	ST Bouskoura	ST Bouskoura	ST Bouskoura	ST Bouskoura
Tester	ASL1K	ASL1K	ASL1K	ASL1K



5 TESTS RESULTS SUMMARY

5.1 Test vehicles

Lot #	P/N	Process/ Package	Product Line	Comments
1	TS912IYDT	HC1PA/SO8	0912	
2	TS914IYDT	HC1PA/SO14	0914	
3	TS393IYDT	HC1PA/SO8	1930	Diffusion lot W247PXN
4	TS372IDT	HC1PA/SO8	0372	Diffusion lot W247PXL

5.2 Test plan and results summary

							Failu	re/SS		
Test	PC	C Std ref.	Conditions	SS	Steps	Lot 1 0912	Lot 2 0914	Lot 3 1930	Lot4 0372	Note
Die Oriented Tests										
HTB High Temp. Bias	Ν	JESD22 A-108	Tj = 125°C, BIAS		168H 1000H	0/78 78			0/78 78	
ELFR Early Life Failure Rate	Ν	AEC Q100 - 008	Ta=125°C		48H	0/600	600	600	600	
Package oriented test										
PC Preconditioning		JESD22 A-113	Drying 24 H @ 125°C Store 168 H @ Ta=85°C Rh=85% Oven Reflow @ Tpeak=260°C 3 times		Final	PASS				
AC Auto Clave (Pressure Pot)	Y	JESD22 A-102	Pa=2Atm / Ta=121°C		168 H					
TC Temperature Cycling	Y	JESD22 A-104	Ta = -65°C to 150°C		100cy 500cy	0/78 0/78	78 78			
THB Temperature Humidity Bi- as	Y	JESD22 A-101	Ta = 85°C, RH = 85%, BIAS		168H 500 H					
Other Tests										
ESD Electro Static Discharge	-	AEC Q101-001, 002 and 005	HBM CDM MM			3kV(0/3) 1.5kV(0/3) 200V(0/3)	3 3 3	3 3 3	2kV(0/3) 1.3kV(0/3) 200V(0/3)	
LU Latchup			LU			0/6	6	6	0/6	

<u>6</u> <u>ANNEXES</u>

6.1 Comparison Data Results

6.1.1 Electrical Data

Part Number: TS393IYDT

Table 4. V_{CC}^+ = 5 V, V_{CC}^- = 0 V, T_{amb} = 25 °C (unless otherwise specified)

Symbol		Parameter	Min.	Тур.	Max.	Unit
V _{io}	Input offset voltage ⁽¹⁾ $V_{ic} = 2.5 V, V_{CC}^+ = T_{min} \le T_{amb} \le T_{max}$	5 V to 10 V		1.4	5 6.5	mV
		Dogulta	•	•		

Parameter			Results							
rarameter		Before C	hange	After (Change	Note				
test parameter	Unit	Avg Cpk		Avg	Cpk	Note				
Vio op amp A at 5V	mV	-1.30	>1.66	-1.54	>1.66	conform				
Vio op amp B at 5V	mV	-1.19	>1.66	-1.41	>1.66	conform				
Vio op amp A at 5V at Vic 3.5V	mV	-0.60	>2	-0.65	>2	conform				
Vio op amp B at 5V at Vic 3.5V	mV	-0.53	>2	-0.54	>2	conform				
Vio op amp A at 5V at Vic 1.5V	mV	-0.81	>2	-0.87	>2	conform				
Vio op amp B at 5V at Vic 1.5V	mV	-0.72	>2	-0.75	>2	conform				

Table 4. $V_{CC}^+ = 5 V, V_{CC}^- = 0 V, T_{amb} = 25 °C$ (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit
	Input bias current ⁽²⁾				
lib	$V_{ic} = 2.5 V$ $T_{min} \le T_{amb} \le T_{max}$		1	600	рА

Danamatan			Results			
Parameter		Before Change		After (Change	Note
test parameter	Unit	Avg	Cpk	Avg	Cpk	Note
Iibn at 5V op amp A	pA	-14.85	>2	-41.5	>2	conform
Iibn at 5V op amp B	pA	-17.9	>2	-61	>2	conform
Iibp at 5V op amp A	pA	-16.01	>2	-46.57	>2	conform
libp at 5V op amp B	pA	-19.45	>2	-45.71	>2	conform

Symbol	Parameter	Min.	Тур.	Max.	Unit
I _{CC}	Supply current (each comparator) No load - outputs low T _{min} ≤ T _{amb} ≤ T _{max}		10	20 25	μA

Table 4. $V_{CC}^+ = 5 V, V_{CC}^- = 0 V, T_{amb} = 25 °C$ (unless otherwise specified)

Parameter		Results						
rarameter		Before C	hange	After (
test parameter	Unit	Avg	Cpk	Avg	Cpk	Note		
Icc 5V	mA	0.01	>2	0.01	>2	conform		

Part Number: TS372IDT

Table 3.Electrical characteristics at V_{CC} + = 5 V, V_{CC} - = 0 V, Tamb = 25°C
(unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit
V _{io}	Input offset voltage ($V_{ic} = V_{icm min}$) ⁽¹⁾ $T_{amb} = 25^{\circ}C$ $T_{min} \leq T_{amb} \leq T_{max}$		2	10 12	mV

Parameter			Results			
rarameter		Before Change		After Change		
test parameter	Unit	Avg	Cpk	Avg	Cpk	Note
Vio op amp A at 5V	mV	-0.1	>1.66	-1.0	>1.66	conform
Vio op amp B at 5V	mV	-0.4	>1.66	-1.0	>1.66	conform
Vio op amp A at 5V (Vic 2.5V)	mV	0.1	>1.66	-0.6	>1.66	conform
Vio op amp B at 5V (Vic 2.5V)	mV	0.0	>1.66	-0.7	>1.66	conform

Symbol	Parameter	Min.	Тур.	Max.	Unit
l _{ib}	Input offset current ⁽²⁾ T _{amb} = 25°C T _{min} ≤T _{amb} ≤T _{max} TS372C TS372I/TS372M		1	150 300	рА

Parameter	Results					
rarameter		Before Change		After Change		
test parameter	Unit	Avg	Cpk	Avg	Cpk	Note
Iibn at 5V op amp A	pA	-40.0	>2	-93.2	>2	conform
Iibn at 5V op amp B	рА	-46.4	>2	-94.5	>2	conform
libp at 5V op amp A	pA	-51.9	>2	-34.6	>2	conform
Iibp at 5V op amp B	рА	-48.5	>2	-34.2	>2	conform

Symbol	Parameter	Min.	Тур.	Max.	Unit
I _{CC}	Supply current (each comparator) (V _{id} = 1 V, no load)		150	375	μA

Parameter	Results					
rarameter		Before Change		After Change		
test parameter	Unit	Avg	Cpk	Avg	Cpk	Note
Icc at 5V	mA	0.1	>2	0.1	>2	conform

Conclusion: New version in line with requirements.

Tests Description

Test name	Description	Purpose
Die Oriented		
HTOL High Temperature Operating Life HTB High Temperature	The device is stressed in static or dynamic configuration, approaching the operative max. absolute ratings in terms of junction temperature and bias condition.	To determine the effects of bias conditions and temperature on solid state devices over time. It simulates the devices' operating condition in an accelerated way. The typical failure modes are related to, silicon degradation, wire-bonds degradation, oxide faults.
Bias HTRB High Temperature Reverse Bias	The device is stressed in static configuration, trying to satisfy as much as possible the fol- lowing conditions:	To determine the effects of bias conditions and temperature on solid state devices over time. It simulates the devices' operating condition in an accelerated way.
HTFB / HTGB High Temperature Forward (Gate) Bi- as	 low power dissipation; max. supply voltage compatible with diffusion process and internal circuitry limitations; 	To maximize the electrical field across either re- verse-biased junctions or dielectric layers, in or- der to investigate the failure modes linked to mo- bile contamination, oxide ageing, layout sensitivi- ty to surface effects.
HTSL High Temperature Storage Life	the max. temperature allowed by the pack-	To investigate the failure mechanisms activated by high temperature, typically wire-bonds solder joint ageing, data retention faults, metal stress- voiding.
ELFR Early Life Failure Rate	The device is stressed in biased conditions at the max junction temperature.	To evaluate the defects inducing failure in early life.
Package Oriented		
PC Preconditioning	The device is submitted to a typical temperature profile used for surface mounting devices, after a controlled moisture absorption.	As stand-alone test: to investigate the moisture sensi- tivity level. As preconditioning before other reliability tests: to verify that the surface mounting stress does not im- pact on the subsequent reliability performance. The typical failure modes are "pop corn" effect and delamination.
AC Auto Clave (Pres- sure Pot)		To investigate corrosion phenomena affecting die or package materials, related to chemical contamination and package hermeticity.
TC Temperature Cy- cling	atmosphere.	To investigate failure modes related to the thermo- mechanical stress induced by the different thermal expansion of the materials interacting in the die- package system. Typical failure modes are linked to metal displacement, dielectric cracking, molding compound delamination, wire-bonds failure, die- attach layer degradation.
THB Temperature Hu- midity Bias	The device is biased in static configuration minimizing its internal power dissipation, and stored at controlled conditions of ambient temperature and relative humidity.	To evaluate the package moisture resistance with electrical field applied, both electrolytic and galvanic corrosion are put in evidence.
THS Temperature Humidi- ty Storage	The device is stored at controlled conditions of ambient temperature and relative humidity.	To investigate corrosion phenomena affecting die or package materials, related to chemical contamination and package hermeticity.

- **77** e -----

PCN AMS

Test name	Description	Purpose
PTC Power & Tempera- ture Cycling	The power and temperature cycling test is performed to determine the ability of a device to withstand alternate exposures at high and low temperature extremes with operating bi- ases periodically applied and removed.	It is intended to simulate worst case conditions encountered in typical applications. Typical failure modes are related to parametric limits and functionality. Mechanical damage such as cracking, or break- ing of the package will also be considered a fail- ure provided such damage was not uinduced by fixturing or handling.
EV External Visual	Inspect device construction, marking and workmanship	To verify visual defects on device (form, marking,).
LI Lead Integrity	Various tests allow determining the integrity lead/package interface and the lead itself when the lead(s) are bent due to faulty board assembly followed by rework of the part for reassembly.	This test is applicable to all throughhole devices and surface-mount devices requiring lead forming by the user.
WBP Wire Bond Pull	The wire is submitted to a pulling force (approx- imately normal to the surface of the die) able to achieve wire break or interface separation be- tween ball/pad or stitch/lead.	To investigate and measure the integrity and robust- ness of the interface between wire and die or lead metallization
WBS Wire Bond Shear	The ball bond is submitted to a shear force (paral- lel to the pad area) able to cause the separation of the bonding surface between ball bond and pad area.	To investigate and measure the integrity and robust- ness of the bonding surface between ball bond and pad area.
DS Die Shear	This determination is based on a measure of force applied to the die, the type of failure re- sulting from this application of force (if failure occurs) and the visual appearance of the re- sidual die attach media and substrate/header metallization.	The purpose of this test is to determine the integrity of materials and procedures used to attach semiconduc- tor die or surface mounted passive elements to pack- age headers or other substrates.
PD Physical Dimension	All physical dimension quoted in datasheet of the device are measured.	Verify physical dimensions to the applicable user de- vice packaging specification for dimensions and tol- erances.
SD Solderability	This evaluation is made on the basis of the ability of these terminations to be wetted and to produce a suitable fillet when coated by tin lead eutectic solder. A preconditioning test is included in this test method, which degrades the termination fin- ish to provide a guard band against marginal fin- ishes.	The purpose of this test method is to provide a referee condition for the evaluation of the solderability of terminations (including leads up to 0.125 inch in di- ameter) that will be assembled using tin lead eutectic solder. These procedures will test whether the packag- ing materials and processes used during the manufac- turing operations process produce a component that can be successfully soldered to the next level assem- bly using tin lead eutectic solder.
Other		
ESD Electro Static Dis- charge	The device is submitted to a high voltage peak on all his pins simulating ESD stress according to different simulation models. CBM : Charged Device Model HBM : Human Body Model MM : Machine Model	To classify the device according to his suscepti- bility to damage or degradation by exposure to electrostatic discharge.
LU Latch-Up	The device is submitted to a direct current forced/sunk into the input/output pins. Removing the direct current no change in the supply current must be observed.	To verify the presence of bulk parasitic effect in-

- <mark>/ _</mark>____

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

© 2013 STMicroelectronics - All rights reserved.

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com